III. REMARKS

Claims 1 and 3-31 are pending in this application. By this Supplemental Amendment, claim 1 and 3 have been amended and claim 2 has been cancelled. Reconsideration in view of the following remarks is respectfully requested.

This application claims priority to International Appln. Serial No. PCT/US2003/05314, hereinafter "'05314." Accordingly, Applicants respectfully direct the Office's attention to the International Preliminary Examination Report, submitted herewith for reference, for '05314. In the examination report, the examining office has indicated a favorable determination with respect to novelty, inventive step and industrial applicability. Examination report, p. 4. As a result, Applicants have amended the claims in the present application to duplicate the claims as examined in the examination report. Applicants submit that claims 1 and 3-31 are allowable and respectfully request that the Office defer to the determination reached in the examination report.

Furthermore, Applicants respectfully request that the Office's previous restriction requirement and species requirement be withdrawn in light of the search performed in connection with '05314. See MPEP §803, in which it is stated that "[i]f the search and examination of an entire application can be made without serious burden, the Examiner must examine it on the merits, even though it includes claims to independent or distinct inventions" (emphasis added). Applicants respectfully submit that there can be no serious burden on the Office because the search has already been completed. Accordingly, Applicants respectfully request withdrawal of both the Restriction and Species Election Requirements.

IV. CONCLUSION

In light of the above, Applicants respectfully submit that all claims are in condition for allowance. Should the Examiner require anything further to place the application in better condition for allowance, the Examiner is invited to contact Applicants' undersigned representative at the number listed below.

Respectfully submitted,

/Darrell L. Pogue/

Darrell L. Pogue Reg. No.: 57,878

Date: October 26, 2006

Hoffman, Warnick & D'Alessandro LLC 75 State Street 14th Floor Albany, New York 12207 (518) 449-0044 (518) 449-0047 (fax)

M

PATENT COOPERATION TREATY

Date of Mailing

(day/month/year)

NOTIFICATION OF TRANSMITTAL OF

INTERNATIONAL PRELIMINARY

EXAMINATION REPORT

(PCT Rule 71.1)

IMPORTANT NOTIFICATION

18 APR 2008

From the

STEVENY SOUCAR JPA

HOPEWELL JUNCTION, NY 12533

Applicant's or agent's file reference

Commissioner for Patents P.O. Box 1450

Alexandria, Virginia 22313-1450

DEPT. 18G, BLDG. 300/482

2070 ROUTE 52

BUR920020068

INTERNATIONAL PRELIMINARY EXAMINING AUTHORITY

INTERNATIONAL BUSINESS MACHINES CORPORATION

International application No.	International filing date (day/month/year)	Priority date (day/month/year)	
	20 February 2003 (20.02.2003)	12 December 2002 (12.12.2002)	
PCT/US03/05314 Applicant	20 Peoruary 2003 (20.02.2003)	1 12 Detention 2002 (12-12-2002)	
INTERNATIONAL BUSINESS	MACHINES CORPORATION		
The applicant is hereby international prelimina	notified that this International Preliminary E. ry examination report and its annexes, if any,	xamining Authority transmits herewith the established on the international application.	
A copy of the report at all the elected Offices.	nd its annexes, if any, is being transmitted to t	the International Bureau for communication	
Where required by any report (but not of any a	of the elected Offices, the International Bure- unnexes) and will transmit such translation to t	au will prepare an English translation of the shose Offices.	
4. REMINDER		> .;	
translations and navino	er the national phase before each elected Offic national fees) within 30 months from the pric inder sent by the International Bureau with Fo	rity date (or later in some Offices)(Article	
contain a translation of	the international application must be furnished any annexes to the international preliminary of e and furnish such translation directly to each	examination report. It is the applicant's	
For further details on t PCT Applicant's Guide	he applicable time limits and requirements of t.	the elected Offices, see Volume II of the	
•			
		2/	
	THE ARTS Authorized	officer	
Name and mailing address of the	IFENUS	Milario Cotes	

Telephone No. 308-0956

PATENT COOPERATION TREATY

PCT

INTERNATIONAL PRELIMINARY EXAMINATION REPORT

(PCT Article 36 and Rule 70)

		Preliminary Examination Report (Form PCT/IPEA/416)			
BUR920020068 International application No.	International filing date (day/month)	/year) Priority date (day/month/year)			
International application No.	1	·			
PCT/US03/05314 International Patent Classification (IPC	20 February 2003 (20.02.2003)	12 December 2002 (12.12.2002)			
International Patent Classification (IPC) or national classification and if C	•			
IPC(7): G01R 31/26 and US Cl.: 324/	765				
Applicant					
INTERNATIONAL BUSINESS MAC	HINES CORPORATION				
Examining Authority and	inary examination report has been plis transmitted to the applicant accordance of a total of 3 sheets, including this				
This REPORT consists of	f a total of sheets, including thi	is cover sheet.			
This report is also accompanied by ANNEXES, i.e., sheets of the description, claims and/or drawings which have been amended and are the basis for this report and/or sheets containing rectifications made before this Authority (see Rule 70.16 and Section 607, of the Administrative Instructions under the					
PCT).	-				
These annexes consist of	a total of X sheets.				
	cations relating to the following iter	ms:			
I Basis of the re	port				
II Priority					
III Non-establishment of report with regard to novelty, inventive step and industrial applicability					
IV Lack of unity					
V Reasoned statement under Article 35(2) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement					
VI Certain docum	ents cited				
VII Certain defects in the international application					
VIII Certain observ	ations on the international application	on			
Date of submission of the demand	Date of	completion of this report			
09 July 2004 (09.07.2004)	09 Febru	09 February 2006 (09.02.2006)			
Name and mailing address of the IPEA	/US Authorize	ed officer			
Mail Stop PCT, Aun: 1PEA/ US Commissioner for Patents	Evan Pe	n / Mamisal Biter			
P.O. Box 1450 Alexandria, Virginia 22313-1450	and the second s	Comment of the second			
Facsimile No. (571) 273-3201		te No. 308-0956			
orm PCT/IPEA/409 (cover sheet)(July	1998)				

INTERNATIONAL PRELIMINARY EXAMINATION REPORT

International application No.	
PCT/US03/05314	

	I.	Bas	is of the report	
Ì	1.	With	regard to the elements of the international application:*	
I			the international application as originally filed.	
l		Ø	the description:	
ı			pages 1-32 as originally filed	
1			pages NONE, filed with the demand pages NONE, filed with the letter of	
1		KZ	· · ·	
1		Ы	the claims: pages NONE, as originally filed	
1			pages 33-40 as amended (together with any statement) under Article 19	
1			pages NONE tiled with the demand	
1		K-2	Pages North	
1		\boxtimes	the drawings:	
١			pages 1/4 to 4/4, as originally filed pages NONE, filed with the demand	
ļ			pages NONE, filed with the letter of	
ı		\Box	the sequence listing part of the description:	
١		ш	pages NONE, as originally filed	
ĺ			nages NONE filed with the demand	
I	_	*****	pages NONE filed with the letter of hregard to the language, all the elements marked above were available or furnished to this Authority in the	
	2.	lang	was in which the international application was filed, unless otherwise indicated under this item.	
1		The	se elements were available or furnished to this Authority in the following language English which is:	
			the language of a translation furnished for the purposes of international search (under Rule23.1(b)).	
ł		冈	the language of publication of the international application (under Rule 48.3(b)).	
the language of the translation furnished for the purposes of international preliminary examination(under 55.2 and/or 55.3).				
	3.	Wit	b regard to any nucleotide and/or amino acid sequence disclosed in the international application, the	
ı		inter	rnational preliminary examination was carried out on the basis of the sequence listing:	
ı		Ц	contained in the international application in printed form.	
ı		Ш	filed together with the international application in computer readable form.	
ı		Ш	furnished subsequently to this Authority in written form.	
I		furnished subsequently to this Authority in computer readable form.		
	The statement that the subsequently furnished written sequence listing does not go beyond the international application as filed has been furnished.			
İ		The statement that the information recorded in computer readable form is identical to the written sequence		
l	lis	ting		
ı			has been furnished.	
ı	4.	\bowtie	The amendments have resulted in the cancellation of:	
l			the description, pages NONE	
ı			the claims, Nos. 33	
I		_	the drawings, sheets/fig NONE	
	5.	_	This report has been established as if (some of) the amendments had not been made, since they have been considered to go beyond the disclosure as filed, as indicated in the Supplemental Box (Rule 70.2(c)).**	
			occenent sheets which have been furnished to the receiving Office in response to an invitation under Article 14 are referred to in ort as "originally filed" and are not annexed to this report since they do not contain amendments (Rules 70.16 and 70.17), replacement sheet containing such amendments must be referred to under limit I and annexed to this report.	
ļ	For	n PC	replacement sheet containing such amenaments miss be rejerted to white them? and amenated to and report. T/IPEA/409 (Box I) (July 1998)	

INTERNATIONAL PRELIMINARY EXAMINATION REPORT

International application No. PCT/US03/05314

V. Reasoned statement under Rule 66.2(a)(ii) with regard to novelty, inventive step or industrial applicability; citations and explanations supporting such statement					
1. STATEMENT					
Novelty (N)	Claims	1-32	YES		
	Claims	NONE			
Inventive Step (IS)	Claims	1-32	YES		
	Claims	NONE	NO		
Industrial Applicability (IA)	Claims	1-32	YES		
Houstial Applicability (14)		NONE	NO		
2. CITATIONS AND EXPLANATIONS Claims 1-30 met the criteria set out in PCT Article intributions drawn to separately adjusting well bits for with partitions among transitions allowing individual claims 31-32 set forth a novel system, particularly for independently for an n-transistor and p-transistor, an Claims 1-32 meet the criteria set out in PCT Article can be made or used in industry.	r an n-transis adjustments, or self-regulat d wired separ	for and p-transistor wired separately from cir or using voltage-based testing (unlike IDDQ ion of burn-in temperature combined with we ately from ground.	ell bias being wired		
While the SACHDEV reference was cited as an "X" the "wells are wired separately from circuit VDD and	reference in d ground," fo	the International Search Report, this reference r example, which was overlooked at the time	ce does not disclose that the Search Report wa		

prepared. While the TOSUKA ET AL. reference was cited as an "X" reference in the Intrenational Search Report, this reference is not an invention "for testing" while some limitations of the claims are arguably disclosed.

per/uspa/usai4. Piliapus



NOV.21'2005 16:04 518 449 0047

HOFFMAN WARNICK D ALESSANRO LLC #5823 P.000

BUR920020068

Claims

5

10

15

 A method for testing an integrated circuit (10) having wells (14, 18) that are wired separately from circuit VDD and ground, the method comprising the steps of:

testing a circuit including independently modifying a p-well (14) bias of an n-transistor (16) and an n-well bias (18) of a p-transistor (20); and

determining whether a defect exists from the testing;

wherein the wells (14, 18) include partitions, the modifying step includes applying a different well bias condition to at least one partition compared to at least one other partition, and the determining step is applied to one of the circuit as a whole and on a partition-by-partition basis.

- The method of claim 1, wherein the modifying step includes applying a plurality of different
 well bias conditions to a plurality of different partitions, and the determining step includes
 comparing the results of the testing to one another to localize a defect.
- The method of claim 1, wherein the testing step further includes stimulating the circuit with a
 test vector followed by the step of modifying the well biases for a predetermined time prior
 to the determining step.
- 20 4. The method of claim 1, wherein the determining step includes comparing outputs of the circuit to expected results for a defect-free circuit.

PCT/USO3/O5314.21112005^{|PEA/US}

NOV.21'2005 16:05 518 449 0047

HOFFMAN WARNICK D ALESSANRO LLC #5823 P.007

BUR920020068

10

20

- The method of claim 1, wherein the determining step includes comparing outputs of the circuit to results for the same circuit under different well bias conditions.
- 5 6. The method of claim 1, wherein the testing includes modifying the well biases to one of a plurality of extreme conditions.
 - The method of claim 6, wherein the determining step includes observing a circuit parameter in addition to well bias during the testing.
 - The method of claim 6, wherein the testing step further includes modifying at least one circuit parameter other than well bias.
 - The method of claim 1, wherein the testing step further includes voltage-based testing.
 - 10. The method of claim 10, wherein the modifying step includes one of:
 - (a) decreasing a p-well (14) bias for the n-transistor (16) and decreasing an n-well (18) bias for the p-transistor (20);
 - (b) increasing the p-well bias for the n-transistor and increasing the n-well bias for

the p-transistor; and

(c) increasing the p-well bias for the n-transistor and decreasing the n-well bias for

PET/US03/05314.21112005

NOV. 21 2005 16:05 518 449 0047

HOFFMAN WARNICK D ALESSANRO LLC #5823 P.008

BUR920020068

the p-transistor.

- 11. The method of claim 10, wherein the voltage-based testing includes applying a low-VDD.
- The method of claim 10, wherein the modifying step includes:

first setting each well bias at a nominal value;

second increasing the p-well (14) bias of the n-transistor (16) from a nominal value and setting the n-well (18) bias of the p-transistor (20) at a nominal value; and third setting the p-well bias of the n-transistor at a nominal value and decreasing the n-well bias of the p-transistor from a nominal value,

wherein the determining step occurs between each of the above steps.

13. The method of claim 13, wherein the modifying step further includes:

fourth setting the p-well (14) bias of the n-transistor (16) to a lower than nominal value and the n-well (18) bias of the p-transistor (20) to a higher than nominal value;

fifth setting the p-well bias of the n-transistor to a lower than nominal value and the n-well bias of the p-transistor to a lower than nominal value;

sixth setting the p-well bias of the n-transistor to a higher than nominal

value and the n-well bias of the p-transistor to a higher than nominal value,
wherein the determining step occurs between each of the above steps.

10

15

privuspavosai4.eiii2oos

NOV.21'2005 16:05 518 449 0047

HOFFMAN WARNICK D ALESSANRO LLC #5823 P.009

BUR920020068

10

15

20

- 14. The method of claim 10, wherein the determining step includes determining at least one of a minimum well bias and a maximum well bias at which the IC (10) functions at a particular speed; and determining whether at least one minimum and maximum well bias meets a predetermined goal.
- The method of claim 1, wherein the testing includes measuring an elevated static leakage current (IDDQ).
- 16. The method of claim 16, wherein the modifying step includes applying both increases and decreases of well bias to establish a relationship between IDDQ and well bias.
- 17. The method of claim 16, wherein the step of applying includes:

applying a first set of biases to the n-well (18) and the p-well (14), and then measuring IDDQ; and

- applying a different second set of biases to the n-well and the p-well, and then measuring IDDQ.
- 18. The method of claim 16, wherein the determining step includes comparing the results of the applying step to expected results for a defect-free circuit.
- The method of claim 16, wherein the determining step includes:
 establishing an IDDQ curve shape for a defect-free circuit from the applying

36

pcT/US03/05314.alizeoos

NOV.21'2005 16:05 518 449 0047

HOFFMAN WARNICK D ALESSANRO LLC #5823 P.010

BUR920020068

steps;

establishing an IDDQ curve shape for a circuit under test; and comparing the curve shapes.

- The method of claim 16, wherein the modifying step includes setting a well bias to at least substantially decrease one type of IDDQ, and the step of determining includes performing a characterization of the other type of IDDQ versus at least one circuit parameter.
 - The method of claim 1, wherein the testing includes stress testing.

10

15

- The method of claim 22, wherein the modifying step includes modifying well bias to modify
 switching current.
- 23. The method of claim 22, wherein the modifying step includes modifying well bias to modify current during at least one of burn-in stressing and high-voltage stressing.
- 24. The method of claim 22, wherein the modifying step includes modifying well bias to draw a predetermined amount of at least one of switching and static current.
- 20 25. The method of claim 22, wherein the modifying step includes:

increasing the p-well bias and decreasing the n-well bias when circuit switching is to occur; and

PCT/US03/05314.21112005 IPEA/US

NOV. 21'2005 16:05 518 449 0047

HOFFMAN WARNICK D ALESSANRO LLC #5823 P.013

BUR920020068

decreasing the p-well bias and increasing the n-well bias when circuit switching is not to occur.

- The method of claim 22, wherein the modifying step includes setting well-bias at a first setting during high voltage burn-in and a second setting during nominal voltage burn-in.
 - The method of claim 22, wherein the modifying step includes setting well-bias during burn-in to maintain circuit functioning.
- 10 28. The method of claim 22, wherein the modifying step includes setting well-bias to maintain a stress test temperature.
 - 29. The method of claim 22, wherein the modifying step includes modifying well bias during stressing to accelerate defects by placing an elevated electric field across a gate oxide of the circuit.

15

5.

PCT/USD3/05314.21112005 IPEA/US

NOV.21'2005 16:06 518 449 0047 BUR920020068 HOFFMAN WARNICK D ALESSANRO LLC #5823 P.012

30. A method for testing a semiconductor circuit (10) having wells (14, 18) that are wired separately from circuit VDD and ground, the method comprising the steps of: testing the circuit for a defect by measuring static leakage current; and increasing and decreasing well biases of an n-transistor (16) and a p-transistor

(20) to change respective transistor threshold voltages during testing.

PCT/USD3/05314.2111200s

NOV.21'2005 16:06 518 449 0047

BUR920020068

IPEA/US

HOFFMAN WARNICK D ALESSANRO LLC #5823 P.01

31. A system for testing a semiconductor circuit (10) having wells (14, 18) that are wired separately from circuit VDD and ground, the system comprising:

means for testing (60) the circuit including independently modifying a well bias of an n-transistor (16) and a well bias of a p-transistor (20); and

means for determining (62) whether a defect exists from the testing;

wherein the wells (14, 18) include partitions, the well bias modifying includes applying a different well bias condition to at least one partition compared to at least one other partition, and the determining is applied to one of the circuit as a whole and on a partition-by-partition basis.

10

32. The system of claim 32, further comprising a temperature sensor (50, 52) for monitoring a temperature of the IC, wherein the means for testing (60) modifies the well biases to maintain a stress test temperature.